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Abstract
A quantum computer is expected to outperform a conventional computer by utilizing some
known quantum algorithms; these quantum algorithms are designed to solve important
problems such as database search and factorization. However, in practice, to realize a quan-
tum computer is still a big challenge for researchers due to occurrence of many errors such
as decoherence, etc. Nowadays, topological quantum computation is considered as one of
the most promising computation models to realize quantum computation. Therefore, vari-
ous studies have been carried out to support the topological quantum computation model.
By using topological quantum computation framework, even if a device with a large error is
used in operations, a quantum circuit based on the topological quantum computation frame-
work is configured in such a manner that errors can be detected and corrected. Thus, by
reducing the possibility of errors that can be detected, and correcting them if they happen to
occur, a realization of fault-tolerant quantum computation becomes possible. Therefore, we
can expect that a quantum computer can be realized by the topological quantum computa-
tion framework. The circuit for topological quantum computation is significantly different
from the conventional circuit even in the logic level; in topological quantum computation,
the logical primitive is called a braiding operation. Accordingly, the design strategy for
topological quantum circuit should also be different from the conventional quantum circuit
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design.
Considering the above-mentioned expectation of topological quantum computation frame-
work, the goal of this thesis is to investigate new optimization methods for designing a
quantum circuit that is compatible for the topological quantum computation. This thesis
starts with Chapter 1 that gives a brief summary of research interests in topological quan-
tum computation and the urge of finding a reliable design method to support the circuit
model for topological quantum computation. Then, Chapter 2 explains basic concepts of
topological quantum computation necessary for this thesis.
Chapter 3 proposes an efficient design method needed for the topological quantum com-
putation. The proposed design method can adapt with high level description of circuits and
design framework starts from the quantum algorithm level and ends at the physical hard-
ware level. Furthermore, this thesis also introduces an alternative approach to support the
topological quantum computation design flow called ICM representation, which consists
of qubit (I)nitialization, (C)ontrolled-NOT gates and (M)easurements with respect to dif-
ferent bases. The purpose of ICM is to create a deterministic circuit from probabilistic
components (e.g., measurements) and the constructed quantum operations from this form
of circuit representation are relatively robust. Thus, this thesis highly recommends the use
of the ICM representation. Besides that, this thesis also includes a case study for a practical
ICM circuit in order to evaluate the importance of qubit layouts that will be discussed later
in more details in Chapter 5.
When designing conventional quantum circuits, the so-called quantum cost is often
used to evaluate the quality of circuits. Therefore, Chapter 4 proposes a new method to
reduce the quantum cost at the conventional quantum circuit model. The proposed idea
involves adding Mixed Polarity Multiple-Control Toffoli (MPMCT) gates to change the
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functionality of the given function temporally, so that the modified function has a smaller
quantum cost. Then, to compensate for the temporary change, additional gates are inserted
into the circuit. In order to apply the idea for a large scale circuits, the proposed method
finds a small Exclusive Sums-Of-Products (ESOP) expressions, and then finds a good pair
of product terms in the ESOP expression so that the quantum cost can be reduced by ap-
plying transformation. The proposed method is expected to achieve better quantum cost
reduction than the existing methods, and indeed the experimental results confirmed this
expectation.
An interesting feature of topological quantum computation is that by utilizing the prop-
erty of braiding operations, it is possible to reduce the computational time steps. Thus,
there has been a research to find a good qubit order in one-dimension to satisfy such a
property for topological quantum computation. On the other hand, Chapter 5 describes a
new method by using two-dimensional qubit layouts for topological quantum computation
in order to reduce the computational time steps instead of one-dimensional qubit layouts.
The computational time steps of a circuit is expected to be reduced drastically compared to
the existing method by arranging qubits in two dimensions by using the proposed method,
and indeed the experimental results confirmed this expectation.
Finally, Chapter 6 concludes the investigation of this research and provides possible
future work.
iii
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Chapter 1
Introduction
An integrated circuit was first invented in 1958 [1]. Since it was first invented, the perfor-
mance of the integrated circuit has continued to improve remarkably for many years, and
number of transistors per square inch on the integrated circuit had doubled every year. The
development of the integrated circuit has increased exponentially thanks to the Moore’s
law, and accordingly the size of transistors has been made smaller and smaller, approach-
ing a size of one atom [2]. However, since the size of the transistors has been made
smaller approaching a size of one atom, it is impractical to shrink the transistors much
more. Thus, it can be predicted that the Moore’s law will no longer be valid in the near
future. In other words, we will soon reach a physical limitation in the advancement of cur-
rent integrated circuit technology. Therefore, in order to overcome the end of Moore’s law,
in recent years a new computation model called quantum computation, which is based on
a completely different calculation method of a current information processing system has
drawn many researchers attention for its implementation and advantages [3], [4], [5]. The
quantum computation model uses the advantage of quantum physics (i.e., superposition)
1
for its operation, and by using this advantage the quantum computer model can offer many
promising results, including solving more quickly such important problems as database
search and factorization.
Therefore, there is a growing interest in the research community regarding quantum
computation model, and various studies have been carried out to realize a quantum com-
puter; a computer that performs quantum computation in its operation. However, in prac-
tice, to build a fully scalable and reliable quantum computer remains as an extraordinary
challenge for researchers. The realization of the quantum computer seems difficult because
quantum state is susceptible to noise due to external influences such as decoherence, and
thus many errors occur; we need an efficient quantum error correction scheme [6]. In or-
der to solve problems such as error from occurring and to realize a quantum computer, a
realization of fault-tolerant quantum computation is regarded as one of the most important
tasks. This is because a fault-tolerant quantum computation is capable to perform cal-
culation, and at the same time performing error correction if there are some errors exist.
Nevertheless, the implementation of fault-tolerant quantum computation is also considered
as challenging. The reason is, when considering practical computing devices it is difficult
to find quantum gates that can perform operation correctly and less susceptible of making
errors. Therefore, it is crucial to develop a quantum computer from a model of computation
that is build of fault-tolerant quantum gates. Among existing fault-tolerant computational
design models, Topological Quantum Computation has attracted much attention due to its
unique properties that are essential for error-free computation.
A quantum circuit constructed from this model of computation is in a form that not
only can detect errors, but can also simultaneously correcting them if they happen to oc-
cur. Thus, by reducing the probability occurrence of errors that cannot be detected, and
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simultaneously correcting them if they do exist, the realization of fault-tolerant quantum
computation becomes possible. Moreover, the topological quantum circuit is also differs
from the conventional quantum circuit model even in the logic level; the logical primitive in
topological circuit is called a braiding operation. Therefore, we can expect that a quantum
computer can be realized by using topological quantum computational model.
1.1 Problem statement and motivation
Topological quantum computation is considered as one of the most promising computation
models to realize quantum computation. The way of encoding logical qubits in topological
quantum circuit is greatly different from the conventional quantum circuit, and thus the
logical primitive operation is also very different. The logical primitive called braiding can
be seen as a drawing line between logical qubits with some special rules when designing
a quantum circuit. Therefore, since the properties of the topological quantum circuit are
different from the conventional quantum circuit, the design strategy should also be different
from the conventional quantum circuit design [7].
One of the biggest issues when designing circuit for quantum computation model is
one often think on how to evaluate the quality of the quantum circuit. In the conventional
quantum circuit, the so-called quantum cost is often used to evaluate the quality of circuits.
Therefore, finding ways to design quantum circuits with a lower quantum cost has been
considered as one of the major objectives for the researchers for quite a long time. To date,
several approaches have been proposed in order to design a quantum circuit that is low in
quantum cost for quantum computation model. Accordingly, we may concern about how
to reduce the quantum cost when designing circuit for topological quantum computation
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model.
In addition, how to build a scalable quantum circuit also remain as one of the ongo-
ing issues among the researchers. This is because even though a quantum computer is
expected to outperform a conventional computer due to use of quantum properties such
as superposition and entanglement, in practice, a quantum computer(quantum operation) is
not perfect due to the occurrence of errors such as decoherence, etc. Due to the interference
of decoherence, many information lost quickly during the operations. Therefore, one of the
important keys to note when designing topological quantum computation is, it is crucial
to minimize the total space or time/volume in topological circuit. This is because space
and volume in topological circuit relate directly to the number of physical qubits and the
required computational time to implement the circuit.
Considering the above-mentioned issues, in order to demonstrate the ability of topo-
logical quantum computation, there is a need of an efficient design framework to support
this model of computation. Therefore, this thesis introduces a design flow for topological
quantum circuits consisting of four steps: after designing a circuit with the same model
as the conventional quantum circuits, the circuit is converted to a topological quantum
computation circuit model. Then, this thesis introduces the following contributions of opti-
mization methods at the two steps of the design flow. Experimental results confirmed their
effectiveness.
The first contribution of this thesis is to propose a new method to reduce the quantum
cost at the conventional quantum circuit model. So far, in most of existing design methods,
template matching is often used to minimize the gate count in order to find any reduction
in quantum cost. In contrast to this, the proposed idea in this thesis involves adding some
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gates to change the functionality of the given function temporally so that the modified func-
tion has a smaller quantum cost. To compensate for the temporary change, additional gates
are inserted to the circuit. Furthermore, based on the idea, this thesis proposes a heuris-
tic method to reduce the quantum cost for practical (i.e., large) circuits. The proposed
method finds a small Exclusive-Sum-Of-Products (ESOP) expression for the function, and
then finds a good pair of product terms in the ESOP expression so that the quantum cost
can be reduced by applying the transformation to the pair. The proposed method is ex-
pected to achieve better quantum cost reduction than the existing methods, and indeed the
experimental results confirmed this expectation.
The second contribution of this thesis is to propose a method to reduce the number of
computational time steps by utilizing the property of braiding operations in a topological
quantum circuit. In the conventional topological quantum circuit, one-dimensional qubit
layout is often used to reduce the computational time steps. On the other hand, this thesis
proposes to use a two-dimensional qubit layout to reduce the computational time steps
for topological quantum circuit. The general idea is to find a good two-dimensional qubit
layout, so the proposed method finds the best set of one-dimensional qubit layouts exactly
by solving a minimum clique partition problem, and then finds the best two-dimensional
layout that can be embedded as many of one-dimensional layouts as possible. Experimental
results show that the number of computational time steps can be reduced drastically by
using two-dimensional qubit layouts compared to one-dimensional qubit layouts.
1.2 Outline of the thesis
The remainder of this thesis is structured as follows;
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Chapter 2 introduces basic concepts of quantum circuit and topological quantum circuit
model, and required background necessary for this thesis.
Chapter 3 discusses an efficient design method needed for topological quantum com-
putation, and introduces an alternative approach to support the topological quantum com-
putation design flow.
Chapter 4 discusses on how to design a circuit with a low quantum cost for topological
quantum computation design framework.
Chapter 5 discusses a new proposed method to reduce the computational time steps by
using two-dimensional qubit layouts for topological quantum computation design frame-
work.
Chapter 6 concludes the discussions of present works and gives direction for possible
future works.
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Chapter 2
Preliminaries
In order to realize a quantum computer, we need to have a model of computation that
is build of fault-tolerant quantum gates, i.e., quantum gates with a low operational error
rate [3], [8], [9], [10]. Thus, among many model of computations for quantum computing,
topological quantum computer is one of the interests. This is because this model of com-
putation has been proved in principle to be much more promising than the conventional
quantum circuits in terms of error correction [11], [12]. One of the interesting features
in topological quantum computation is that the logical primitive in topological quantum
computation is significantly different from conventional circuit model; the logical primi-
tive in topological quantum computation is called braiding operation. Thus, by utilizing
the special properties of braiding operation, it is possible to achieve a parallel processing
and simultaneously reduces the number of steps for quantum computation [13].
This chapter explains a background necessary for this thesis. The first part of this
chapter introduces basic concepts of quantum circuit model, and the later part introduces
basic concepts of topological quantum circuit model.
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2.1 Basic concepts of quantum circuit model
This section gives a brief introduction about quantum circuit model. The first part of this
section explains the so-called quantum bit or qubit. The next section describes quantum
gates. After that, the last part of this section introduces the definition of a quantum cost
that is often used in conventional quantum circuit.
2.1.1 Quantum bits
A quantum computer uses a completely different calculation method from conventional
computer [14]. In which, in a conventional computer, a bit is used to store the information;
a bit can be in one of the two states, 0 or 1. On the other hand, a quantum bit (usually called
qubit) is used in a quantum computer to perform its calculation. A qubit can be found in
superposition states, that is, in multiple states (i.e., in both states, 0 or 1) at the same time.
The implementation of superposition states in qubit is very important as it allows for
representing multiple outcomes of a particular computation. This advantage explains the
power of a quantum computer.
2.1.2 Quantum gates
A quantum computer can be constructed from a universal set of logic gates. These logic
gates are inherently reversible, that is, they map each possible input pattern into a unique
output pattern. This section introduces some reversible gates that are used in this thesis.
(a) NOT Gate
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Figure 2.1: A NOT gate.
Figure 2.2: A CNOT gate.
NOT gate is the simplest example of a one-qubit reversible gate. A reversible NOT gate
has one input and one output, as illustrated in Fig. 2.1. It has no control and inverts any
value of bit (either 0 or 1) that passes through the gate.
(b) CNOT Gate
A controlled-NOT (CNOT) gate has a single control bit, and a single target bit, as
illustrated in Fig. 2.2. A CNOT gate inverts the value of the target bit if the control bit is
set to 1. All values passing through the control bit remain unchanged.
(c) Mixed Polarity Multiple Control Toffoli (MPMCT) Gate
A reversible gate with all positive controls is called a Multiple-Control Toffoli (MCT)
gate, while a reversible gate having both positive and negative controls is called a Mixed
Polarity Multiple Control Toffoli gate (MPMCT). The size of an MPMCT gate is the num-
ber of controls plus one.
An MPMCT gate with target bit xt, positive controls {xi1 , xi2 , · · · , xik} and negative con-
trols {xik+1 , · · · , xim} maps xt to (xi1 xi2 · · · xik xik+1 · · · xim) ⊕ xt. The exclusive OR operation
is denoted by ⊕. The value of the target bit of an MPMCT gate is inverted if all the positive
and negative controls are set to 0 and 1, respectively. On the other hand, the values of both
control bits and unconnected bits pass through the gate unchanged.
Fig. 2.3 contains an example of 3 MPMCT gates. The target bit is indicated by ⊕
symbol, while a black dot symbol is used to denote the positive control and a white dot is
9
Figure 2.3: MPMCT gates.
used to denote the negative control. The function for gates in Fig. 2.3 can be calculated as
f(x) =x1 · x2 · x3 · x4 ⊕ x1 · x2 · x3 ⊕ x1 · x2. A negative control is identified by an overline in
the logic expression.
2.1.3 Quantum cost
In the quantum computation research community, it is usually assumed that physically
realizable elementary gates in the quantum computation cannot have more than two qubits
interactions. Therefore, in most of the research publications on quantum circuit design, the
cost of a quantum gate with many inputs is defined as the number of basic (i.e., less than
three inputs) gates to realize the gate. This cost is often called a quantum cost.
This thesis uses the quantum cost defined in the previous work [15], as shown in Ta-
ble 2.1. The table shows the cost of an MPMCT gate with m control bits when m − 3
auxiliary bits are available.
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Table 2.1: Quantum cost of MPMCT gates with m control bits (0 ≤ m ≤ 15).
Number of Control Bits m Number of Negative Controls
0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
0 1
1 1 2
2 5 5 6
3 14 14 16 18
4 20 20 20 22 24
5 32 32 32 34 36 38
6 44 44 44 44 46 48 50
7 56 56 56 56 58 60 62 64
8 68 68 68 68 68 70 72 74 76
9 80 80 80 80 80 82 84 86 88 90
10 92 92 92 92 92 92 94 96 98 100 102
11 104 104 104 104 104 104 106 108 110 112 114 116
12 116 116 116 116 116 116 116 118 120 122 124 126 128
13 128 128 128 128 128 128 128 130 132 134 136 138 140 142
14 140 140 140 140 140 140 140 140 142 144 146 148 150 152 154
15 152 152 152 152 152 .0 152 152 152 154 156 158 160 162 164 166 168
2.2 Basic concepts of topological quantum circuit
This section explains the model of circuit for topological quantum computation and its
properties. The first part of this section introduces the defects and the braiding operation
in topological quantum circuit model. Next section explains about surface code and intro-
duces the logic circuit model for topological quantum computation. Both of these sections
provide a brief understanding of topological quantum circuit properties, and thus the last
part of this section discusses an example of an overlapped and non-overlapped braiding
operations.
2.2.1 The defects
A logical qubit (or a quantum gate) is realized by defects in a topological quantum compu-
tation model; a logical qubit is often encoded as two defects on a lattice of physical qubits.
In general, we need a pair of defects to support each logical qubit. Most common types of
defects are primal and dual. The concepts of primal and dual defects are introduced here
to explain the structure of the logical CNOT gate in the next section.
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Figure 2.4: An illustration of a braiding operation for a CNOT gate.
2.2.2 The braiding operation
For topological quantum circuit, a logical primitive called brading operation is used in
its operation. In topological quantum circuit model, quantum gates (for example CNOT
gate, and Toffoli gate) are performed by this logical operation, which is in contrast to the
quantum circuit model. Figure 2.4 shows an illustration of a braiding operation of a CNOT
gate. The upper red color lines are the control and the lower red color lines are the target.
The blue lines denoted the braiding operation.
A key to note here is, in this braiding operation, if there are two CNOT gates operations
that do not overlap, it is possible to perform them in parallel (more discussion later). Thus,
by utilizing this logical operation, it is possible to perform all the quantum computing
operation in parallel in topological quantum computation.
2.2.3 Surface code
Meanwhile, surface code is another a way to encode logical qubits for topological quan-
tum computation [16], [17], [18], [19]. Figure 2.5 shows an example of a lattice of physical
qubits in which each white circle represents a physical qubit. The dark blue squares corre-
spond to a defect, and a pair of defects connected with red lines represents logical qubits.
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Figure 2.5: Logical qubits with braiding operations.
Green and purple lines show braiding operations conceptually. As one can see, a braiding
operation is a movement of the status of a defect, and it can be assumed that multiple braid-
ing operations can be done at the same time if their corresponding lines do not overlap in
the physical space as pointed out in previous section. Thus, in the figure, the two braiding
operations corresponding to two purple lines can be done in one logical time step. Also, in
Fig. 2.5, all the defects are of the same type (say, primal) and the other type defects (not
shown) are offset by a 1/2 defect size in both the vertical and horizontal directions. Here,
a logical CNOT gate can be achieved if a primal defect is braid around a dual defect.
2.2.4 Logic circuit model for topological quantum computation
In a higher abstract model, the change of a defect status can be described as a strand, and
a braiding can be expressed as a cross of two strands [12], [20]. Figure 2.6 shows a CNOT
gate between two primal qubits. To perform a CNOT gate between them (as mentioned in
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Figure 2.6: Braiding for a CNOT gate.
the previous section), the dual qubit is introduced here, as shown in the Fig. 2.6; a braiding
of a dual strand (blue cuboid) is applied to the two primal strands (red cuboids) to perform a
logic CNOT between the two primal qubits. The upper region of the geometry corresponds
to the control qubit and the lower region corresponds to the target qubit.
A key to note here is for topological quantum computation, there is a recently pro-
posed quantum circuit representation called ICM representation, which consists of qubit
(I)nitialization, (C)ontrolled-NOT gates and (M)easurements with respect to different bases [20].
More discussion about this quantum circuit representation will be given in Chapter 3.
Therefore, with respect to the proposed ICM representation, the inputs are mapped on
the left-hand side of the cuboids, and the outputs are mapped on the right-hand side. The
time runs horizontally (from left to right) in the direction of the two primal strands.
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Figure 2.7: Overlapped braiding operations.
2.2.5 Overlapped and non-overlapped braiding operations
First, see the example of braiding operations in Fig. 2.7. Note that a braiding operation
between the logical qubits is denoted by a blue loop. For example, the left loop indicates
a CNOT gate between x1 and x3 and the right loop indicates a CNOT gate between x2 and
x4. Thus, one can easily confirm that the two braiding operations for the two logical CNOT
gates are overlap in Fig. 2.7. Thus, the two gates must be performed in two logical time
steps.
In contrast to the above, if the qubit order (qubit layout) is changed for this circuit, the
both gates can be performed in parallel and thus a better implementation (Fig. 2.8) can be
obtained. Here the two circuits (Figs. 2.7 and 2.8) are logically equivalent but with different
qubit orders. To note here is that the time step can be reduced to half of the original circuit
by changing the qubit order.
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Figure 2.8: Non-overlapped braiding operations.
Two logical CNOT gates can clearly be done at the same time (in one logical time step)
if their corresponding drawings in a quantum circuit do not overlap. (The definition of
overlapped and non-overlapped for CNOT gates will be explained later in Chapter 5.)
Therefore, the qubit order (qubit layout) is crucial for the computational time for topologi-
cal quantum computation.
A key to note here is that multi-target CNOT gate braiding operations can also be per-
form in a single braid. In other words, if gates with multiple target lines can be exploit, this
will also help to reduce the time step computation. These reasons motivate this thesis to
investigate a good qubit layout/order for a given circuit to reduce the computational time.
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Chapter 3
Design Methods for Topological
Quantum Circuits
The properties for topological quantum circuit model are significantly different from the
quantum circuit model even in the logic level; in topological quantum computation the
logical primitive is called a braiding operation. In consequent to this unique property of
topological quantum computation, to build a topological quantum computer requires a de-
sign framework that can adapts with high level description of circuits. Accordingly, the
design strategy for topological quantum circuit should also be different from the quantum
circuit design.
The first part of this chapter discusses a design framework for topological quantum
computation. Next section introduces a recently proposed quantum circuit representation
called ICM representation, which consists of qubit (I)nitialization, (C)ontrolled-NOT gates
and (M)easurements with respect to different bases to support this design flow. The ICM
representation decomposes all the non-deterministic gates such as Toffoli gate for example,
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and replace them with exact gate lists that are robust against errors for a fault-tolerant quan-
tum computation. After that, this chapter introduces an efficient design flow for topological
quantum computation that incorporating with fault-tolerance and quantum error correc-
tion, and compatible for a high level circuit description. Finally, Section 3.4 concludes this
chapter.
3.1 Design framework for topological quantum computa-
tion
This section gives a summary of the design framework for topological quantum compu-
tation which consists of four level that starts from the quantum algorithm level and ends
at the physical hardware level. In between are the quantum circuit and the logical layer
(geometric description) level; both are the most important steps for topological quantum
computer framework. The first level of the design flow, quantum algorithm, is the most ba-
sic level/step to realize a quantum computer. The second level, quantum circuit, is used to
implement the quantum algorithm. This quantum circuit level is very important for topolog-
ical quantum computation framework, thus there are many proposed optimization methods
that aim especially for this level; these include optimization methods that targeting reduc-
ing the circuit size, circuit depth and quantum cost for topological quantum computation
circuit. The third level, logical layer, translates the optimized quantum circuit into geomet-
ric representation. This level includes knowledge about physical layouts. Finally, the final
level, physical hardware, maps the geometric description to a physical hardware/quantum
device.
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3.1.1 Quantum algorithm level
A quantum algorithm that runs on a quantum computer can solve problems faster than a
classical algorithm that runs on a conventional computer. Most widely known quantum
algorithms are Shor’s Algorithm, Grover’s Algorithm, and Simon’s Algorithm [21], [22].
These algorithms are good models for a quantum computer as they have a potential to factor
large numbers of information and achieve speed up in calculations, which are in contrast to
conventional algorithms.
In general, many of the established quantum algorithms include a part to calculate
Boolean functions corresponding to a problem instance; quantum algorithms usually con-
sist of common parts and unique parts [23]. Common parts do not differ for each problem
instance. On the other hand, unique parts differ for each problem instance. For exam-
ple, one of the famous quantum algorithms, Grover search algorithm [21], consists of the
so-called oracle part and the other part. The oracle part is used to calculate a Boolean
function depending on a problem. Therefore, an efficient design technique for realization
of a Boolean function is crucial even for quantum circuits, as pointed out in the literature
(e.g., [23]).
In order to achieve a full scale of quantum computer, the design of quantum algorithms
have been greatly studied over the years by the researchers. Over the years many algorithms
for reversible circuits have been introduced such as [24], [25]. Accordingly, it is also
important to have promising models of computation that are compatible to work well with
these large quantum algorithms. Among these models, topological quantum computation
is one of the major discoveries that in principle allow a realization of large algorithms.
Therefore, this thesis interests are mainly focused on this model of computation.
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Later, the quantum algorithm is decomposed into quantum circuit. Thus, the next level,
which is the quantum circuit level, is very crucial for topological quantum computation
design framework.
3.1.2 Quantum circuit level
To implement a quantum algorithm we need to design a reversible/quantum circuit, and
in order to design a reversible circuit we need to use primitive reversible gates. Among
the existing reversible gates, Mixed Polarity Multiple-Control Toffoli (MPMCT) gates are
often used to implement a reversible circuit for Boolean functions. This is because the
functionality of MPMCT gates naturally corresponds to AND-EXOR expressions. (More
discussion in Chapter 4). Indeed, most existing researches generate an initial circuit con-
sisting of MPMCT gates based on a small Exclusive-or Sum-Of-Product (ESOP) expres-
sion [26], [27], [28]. Considering the functionality of MPMCT gates naturally corre-
sponds to AND-EXOR expressions, this thesis gives more focus on this sort of reversible
gate. An example of a quantum circuit is shown in Fig.3.1, which consists of gate set:
{Toffoli,CNOT,C − V ,H,T }. The basic optimization in quantum circuits starts with gen-
erating an initial circuit. Once an initial circuit is obtained, further post-optimization tech-
niques such as library-based, transformation-based and template-based optimization can be
applied [29].
A natural question to ask when we design quantum circuits is how to evaluate the qual-
ity of the circuits. To date, there are many proposed design methods for quantum circuit,
therefore there is a need for a tool or a way of calculation to evaluate the quality of circuits
of the proposed methods. The quantum cost is often used to evaluate the quality of the con-
ventional quantum circuit. Therefore, there are many existing optimization methods that
20
Figure 3.1: An example of a quantum circuit.
aim to reduce the quantum cost for quantum circuits such as [30], [31], [32], [33], [34].
However, among the proposed optimization methods, there are only few known methods
that are based on manipulating Exclusive-or Sum-Of-Products (ESOP) expressions to re-
duce the quantum cost of the corresponding circuits. Therefore, one of this thesis main
interests is on finding a method that can reduce the quantum cost by manipulating ESOP
expressions. This thesis presents a totally new way for generating initial quantum circuits
for Boolean functions with a reduced quantum cost. This technique involves adding Mixed
Polarity Multiple-Control Toffoli (MPMCT) gates to temporarily change the functionality
of the given function, so that the modified function has a smaller quantum cost. To compen-
sate for the temporary change, additional gates are inserted into the circuit. The proposed
method finds a small ESOP expression for the given function, and then finds a good pair of
product terms in the ESOP expression so that the quantum cost can be reduced by applying
the transformation. More discussion will be given in Chapter 4.
Later, the resulting quantum circuit is then translated into its geometric description at
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the next level of design flow, which is at the logical layer level.
3.1.3 Logical layer (geometric description) level
After optimizing the quantum circuit, each quantum gate is identified and is translated into
its geometric representation. Figure 3.2 shows an example of a random quantum circuit
that has been converted to a geometrical representation. In a geometric representation, each
gate has a corresponding region of the 3D lattice, as previously mentioned in Chapter 2. In
topological quantum computation, a large number of physical qubits are arranged in three-
dimensional (3D) space in lattice as shown in Fig. 3.3, and a certain number of qubits on
the same plane are used to express one logical qubit. Therefore, for topological quantum
computation we can also arrange the qubits in two-dimension, not only in one-dimension
of qubits arrangement like the quantum circuit in the conventional computer model.
One of the ongoing questions among the researchers is how to build a large-scale of
quantum computation that can efficiently implements quantum properties in its operations.
This is because a quantum information is quickly lost due to errors such as an interference
of decoherence during the operations. One of the solutions for us to avoid any information
lost or leak while performing operations is we have to ensure that a minimum distance
between defects have to be satisfied. Thus, this gives researchers more distinct options
to minimize the volume (size of space and time for computation) of physical hardware
computation. Hence, it is very important to pay an extra attention to the logical layer
level because this level is responsible for how qubit layout should be arranged within the
lattice in the quantum physical hardware [35]. With this in mind, in order to optimize this
level, it is crucial to have an efficient method that can significantly reduce the total time
or space in topological circuit. Note that space/volume relates directly to the number of
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physical qubits and the computational time required to implement the circuit. Therefore,
as pointed out in Chapter 2, if one can exploit the braiding operations and finds gates that
can be arranged in parallel, it is possible to reduce the computational time step. Therefore,
there has been a research to find a good qubit order in one-dimensional qubit layouts for
topological quantum computation [13]. In contrast to this, this thesis introduces a two-
dimensional qubit layouts for topological quantum circuit unlike the one-dimensional qubit
layout that is often used in conventional quantum circuit. More discussion will be given in
Chapter 5.
Later, once the quantum circuits have been translated to their geometric description,
they are sent to the physical hardware.
3.1.4 Quantum physical hardware level
The final level of topological computation design flow is the physical hardware; here the
geometric description obtained from the logical layer level is mapped to the physical hard-
ware. Physical hardware level is responsible for specifying the measurements on physical
qubits and determining layouts for the physical qubits in the 3-dimensional lattice. This
means that this level is very important for determining the final physical volume of topolog-
ical quantum circuit. An optimization for mapping topological quantum circuits to physical
hardware can be found in [35]. A key to note here is in order to minimize the size of phys-
ical hardware, one of the best strategies is to get a small volume of geometric description
derived from the logical layer level. Thus, in corresponds to the one of the best strategies,
this thesis gives more focus on optimizations at the logical layer level.
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Figure 3.2: An example of a geometrical representation converted from a
quantum circuit.
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Figure 3.3: 3-Dimensional lattice of qubits.
3.2 An approach to support topological quantum compu-
tation design flow
For topological quantum computation, there is a recently proposed quantum circuit repre-
sentation called ICM representation, which consists of qubit (I)nitialization, (C)ontrolled-
NOT gates and (M)easurements with respect to different bases [20]. Any quantum circuits
consisting of any quantum gates (e.g., controlled-V, Toffoli gates) can be transformed into
ICM representation after decomposing all the non-deterministic gates with an exact gate
list that are robust against errors. After the decomposition, all the qubit initializations are
moved to the beginning of the circuit, all the single-qubit measurements are moved to the
end of the circuits, and the CNOT gates remain in the middle of the circuits.
25
The purpose of ICM is to create a deterministic circuit from probabilistic components
(e.g., measurements) and these quantum operations are relatively robust. Note, the middle
part of the ICM representation consists of many CNOT gates for a practical computation.
Thus, we need to consider how to design a circuit that consists of only CNOT gates for the
realization of topological quantum computation. More discussion will be given in Chap-
ter 5.
This section explains how to perform fault- tolerant topological quantum computation
based on ICM representation. To obtain ICM representation, first all the non-deterministic
gates (non-UGS f t gates) need to be decomposed into a fault-tolerant quantum computing
set: UGS f t= {CNOT,H,T }. The design flow for ICM representation follows these three
steps:
Step 1: Approximation
• Arbitrary circuits can be realized by two possible gates sets: finite (e.g., Clifford
+ T) or infinite (containing arbitrary angle rotations that require an approxima-
tion sequence).
• At this step, for finite sets, no approximation is needed because the complexity
of the ICM transformation algorithm is linear for the number of gates in an input
circuit. However, in the case of infinite sets, should need an approximation first.
• At the same time, the decomposition database, which includes gate decomposi-
tion of ICM or non-ICM, is loaded. This database stores corresponding circuits
that match the gates to be decomposed.
Step 2: ICM compilation
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• The compiling processes for finite and infinite gate sets are different. Infinite
gate sets require further transformation into an intermediate circuit composed
of gates from the finite universal gate set.
• At this step, the intermediate gates (gates after the approximation step) are fur-
ther decomposed into ICM representation.
• At the same time, the decomposition database, which includes the gate decom-
position of ICM or non-ICM, is also loaded (similar step to approximation).
This database stores corresponding circuits that match the gates to be decom-
posed.
• The resulting ICM circuit includes a qubit initialization list, CNOT gate list, and
a measurement list. All the ancillas initialization are moved to the beginning
of the circuits, and the qubit measurements are moved to the end of the circuit,
leaving only the middle of the circuits with CNOT gates.
Step 3: Canonical geometry construction
• The resulting ICM circuit description (including a qubit initialization list, a
CNOT gate list, and a measurement gate list) can be visualized by a canonical
geometric description, which is a three-dimensional bijective mapping of the
circuit description.
• The geometric description consists of three geometric regions that map the ini-
tialization, the CNOT, and the measurement, similar to the circuit description.
For greater understanding of this design flow, lets see an example on how to trans-
form an arbitrary circuit (Fig.3.1) into an ICM form of the structure. The circuit in Fig.3.1
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consists of gate set: {Toffoli,CNOT,C − V ,H,T }. At the approximation step, the decom-
position database, which stores the corresponding circuit that matches the gates to be de-
composed, is loaded. The database decomposition includes ICM and non-ICM (non UGS f t
= {CNOT,H,T }) gate decomposition. Thus, for example, at this step a Toffoli gate which
is a non-ICM gates is loaded from the database.
During this step, the non-ICM gates of the Toffoli gate is decomposed into single qubit
rotations (either {V,V†} or {H,T,T†}, and the Hadamard gate is replaced with a series of
Z- and X- axis rotational gates (P and V gates).
At the compilation step, the circuit is further decomposed into ICM representation.
Similar to the approximation step, here the decomposition database, which stores the cor-
responding circuit that matches the gates to be decomposed, is loaded. The ICM decom-
position for the T gate and the controlled-V are loaded and the ancillas are introduced.
After the compilation, the resulting circuit description includes a qubit initialization list, a
CNOT gate list, and a measurement gate list that matches the ICM form of the structure.
For example, see Fig. 3.4.
Figure 3.4 shows the ICM representation of a controlled-V gate taken from a previous
work [36]. After the compilation, the ICM representation for a controlled-V gate has in-
puts states cin (control) and tin and outputs cout and tout. The size of the circuit expands
significantly due to the increased ancillas. All the ancillas initialization are moved to the
beginning of the circuit and single qubit measurement are moved to the end of the circuit.
The middle of the circuit is now left with CNOT gates only, proving that ICM representa-
tion replaces the non-deterministic gates with an exact gate list.
As for the last step, each single logical qubit operation can be visualized into a geo-
metrical description, where each property of the circuit description elements has a single
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Figure 3.4: ICM representation of a controlled-V gate.
corresponding structure to the geometric description (see an example in Fig. 2.6). As pre-
viously explained, the logical qubits are defined as strands/defects here.
3.3 Design flow for topological quantum computation
This section proposes a design flow for topological quantum computation (which is also
incorporating with all necessary fault-tolerance protocols) as illustrated in the following.
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The proposed design flow consists of four important steps as illustrated in Fig. 3.5; note
this design flow is very different from the conventional quantum circuit design.
At step 1, a quantum algorithm is decomposed into a high level of quantum circuit; this
step is the most required step for any proposed design flow for topological quantum com-
putation [35]. At this step, a quantum algorithm such as Shor algorithm is transformed into
a quantum circuit, which consisting of quantum gates such as NOT gates, CNOT gates, and
Toffoli gates. At step 2, the quantum circuit obtained from step 1 is transformed into ICM
circuit of representation. The ICM circuit of representation provides an exact gate list that
are robust against errors after decomposing all the non-deterministic gates. This allows a
better starting point before further optimizations at the logical layer level and the physical
hardware level. After that, at step 3, each gates resulting from step 2 is identified and log-
ically encoded with the topological codes before translated into its geometric description.
Here, each gate has a corresponding region of the 3-dimensional lattice as mentioned in
the previous chapter; each logical qubit is encoded as two defects on a lattice of physical
qubit. Finally, at step 4, once the decomposition of the translated geometric description is
complete, they are sent to the physical hardware.
3.4 Conclusion
This chapter presented a design framework for topological quantum computation and an
approach to support the proposed design flow. Later, Chapter 4 and Chapter 5 discuss the
proposed optimization methods for the quantum circuit level and the logical layer level by
using this design framework for topological quantum computation.
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Figure 3.5: Design flow for topological quantum computation.
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Chapter 4
Reducing Quantum Cost for Topological
Quantum Circuits
Quantum cost is often used as the most general way to evaluate the quality of reversible or
quantum circuits in the conventional quantum circuit model [37], [38], [39]. Existing opti-
mization methods often use template matching to minimize the gate count in order to find
the possible cost reduction [40], [41]. In contrast to the existing methods, this thesis pro-
poses a totally new technique for generating initial quantum circuits for Boolean functions
with reduced quantum cost by making temporary changes to the functionality of a given
Boolean function. This technique is one of the very few known methods based on manip-
ulating Exclusive-or Sum-Of-Products (ESOP) expressions to reduce the quantum cost of
the corresponding circuit [42]. The proposed method attempts to make temporary changes
to the original function by adding some MPMCT gates, so that the changed function leads
to a smaller quantum circuit. Then, the proposed method evaluates a “good” temporary
changes and picks the one that reduces the total quantum cost, including the additional
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MPMCT gates, as much as possible. Further, based on the idea, this thesis proposes an
iterative heuristic method to reduce the quantum cost for practical (i.e., large) circuits. This
technique is of a particular interest since it can be considered as a good pre-optimization
method to make temporary changes to the given function, unlike the existing methods that
keep the function unchanged.
The first part of this chapter discusses how to realize Boolean function with MPMCT
gates and how to design a reversible circuit by minimizing ESOP expressions. In the next
section, this thesis reviews a design method proposed by Arabzadeh et. al.; Arabzadeh
method can find a circuit with a low quantum cost by minimizing ESOP expressions using
rules applied to a Karnaugh map [26]. After that, the next section explains the general
idea of the proposed method, and shows that the proposed approach can find more cost
reduction than the Arabzadeh method. To implement the idea for practical (i.e., large)
circuits, an iterative heuristic method is introduced in Section 4.4, and the next section
shows the experimental results of the proposed method. Finally, Section 4.6 concludes the
discussion.
4.1 Realizing Boolean function with MPMCT gates
Like most of the existing design methods, this thesis considers the model of reversible
circuits for calculating Boolean functions as shown in Fig. 4.1. More formally, the circuit
model used in this thesis is as follows:
• There are n input variables, x1, · · · , xn, whose states should not be changed.
• There is one target bit, t, used to calculate a target Boolean function f (x1, · · · , xn) as
t ⊕ f (x1, · · · , xn).
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Figure 4.1: Reversible circuit model.
This thesis imposes the above restrictions because they are necessary for a reversible circuit
to be used in existing quantum algorithms which utilize the so-called quantum interference.
A minterm of a Boolean function is the combination of values (negative or positive) of
all the input variables such that the Boolean function evaluates to 1 on this combination. In
the following, an MPMCTn gate means an MPMCT gate that has n control bits.
To realize an n-input Boolean function with k minterms by a reversible circuit, it is
possible to use k MPMCTn gates such that;
(1) Each MPMCTn gate corresponds to each minterm of the function.
(2) The polarity of each control bit for an MPMCT gate corresponds to each variable’s
polarity in the corresponding minterm.
In other words, if xi or xi appears in a minterm, the corresponding control bit is positive or
negative, respectively. In this construction, the target bit of all the MPMCTn gates is the
same as the qubit, in order to realize the function.
34
Table 4.1: A truth table for a 4-input Boolean function with 4 minterms.
x1 x2 x3 x4 f (x)
0 0 0 0 0
0 0 0 1 0
0 0 1 0 0
0 0 1 1 0
0 1 0 0 0
0 1 0 1 1
0 1 1 0 1
0 1 1 1 0
1 0 0 0 0
1 0 0 1 1
1 0 1 0 1
1 0 1 1 0
1 1 0 0 0
1 1 0 1 0
1 1 1 0 0
1 1 1 1 0
For instance, Table 4.1 shows a 4-input Boolean function with 4 minterms, and the
circuit in Fig. 4.2 realizes the function: x2 ·x4 ·x1 ·x3⊕x2 ·x3 ·x1 ·x4⊕x1 ·x4 ·x2 ·x3⊕x1 ·x3 ·x2 ·x4.
For example, the left-most gate in Fig. 4.2 corresponds to x2 · x4 · x1 · x3; the control bits
for x2 and x4 are in the positive polarities denoted by black circles, and x1 and x3 are in the
negative polarities denoted by white circles.
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Figure 4.2: The quantum circuit for Table 4.1.
Figure 4.3: Optimization for a group with 22 cells.
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4.2 Initial circuit generation by minimizing ESOP expres-
sions
Most optimization methods use template matching to find any possible cost reduction in re-
versible or quantum circuits [40], [41]. Unlike the existing methods, the proposed method
in this thesis attempts to make temporary changes to the original function by adding some
MPMCT gates, so that the changed function leads to a smaller quantum circuit, or in other
words, leads to a circuit with a lower quantum cost. Thus, in order to understand the con-
tribution of this chapter it is beneficial to understand how to design a reversible circuit by
minimizing ESOP expressions. For that purpose, in the following, this thesis reviews a
design method proposed by Arabzadeh et. al. [26]. Their method can find a circuit with a
low quantum cost by minimizing ESOP expressions using the rules applied to a Karnaugh
map (a Kmap, hereafter).
A Kmap for a Boolean function is a two-dimensional arrangement of cells where each
cell has the corresponding output value (“1” or “0”) of the Boolean function. In a Kmap,
one often omit “0” for simplicity. For example, the leftmost diagram in Fig. 4.3 shows a
Kmap for the function: x1x2x3x4⊕x1x2x3x4⊕x1x2x3x4⊕x1x2x3x4. The cell at the second row
from the top and the second column from the left corresponds to the function value when
(x1, x2, x3, x4) = (0, 1, 0, 1). Each cell having 1 corresponds to one minterm in the function.
A Kmap is very useful for simplifying a Boolean expression because one can determine
which minterms should be combined from the positional relationship of corresponding
cells in the Kmap. For example, the rectangular shape of adjacent four cells in the leftmost
diagram in Fig. 4.3 means that one can get the simple expression: x2x4 for the function.
In the following, a blank cell or a cell having the 0 value is refers as 0-value cell in a
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Kmap. Also, a cell having the 1 value is called 1-value cell. For a minterm with n input
variables, it can be expressed as one MPMCTn gate. Also, one 1-value cell corresponds
to one minterm in a Boolean function. Therefore, in a Kmap for an n-input function, one
1-value cell corresponds to one MPMCTn gate.
In the conventional logic design, one can optimize a two-level AND/OR/NOT expres-
sion of a function by manipulating the Kmap for the function with some rules. Arabzadeh
et. al. proposed a similar optimization method for quantum circuits based on Kmaps [26];
this method is referred to as the Arabzadeh method in this thesis. In the Arabzadeh method,
they apply the so-called CTRs (Common-Target Rules) to quantum circuits; the rules are
stated as follows.
(a) All 1-value cells should at least belong to one group of cells.
(b) Each group has a size of 2p (p ≥ 0) .
(c) Each group should have a maximum size.
(d) Each 1-value cell should belong to an odd number of groups.
(e) Each 0-value cell should belong to an even number of groups.
(f) The number of groups should be minimum (as much as possible).
A group is a collection of cells that are next to each other, and denoted by a rectangle
on a Kmap. The above rules indicate that 0-value cells can also be covered when consid-
ering the optimization of a quantum circuit; this is in contrast to the case of a two-level
AND/OR/NOT expression where focus only on 1-value cells.
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A group in a Kmap is used to optimize a part of an expression of a certain Boolean
function. For instance, 2p (p ≥ 0) cells correspond to 2p MPMCTn gates; if they can be in
one group of 2p (p ≥ 0) cells, the 2p MPMCTn gates can be optimized to become a single
MPMCTn−p gate. Thus, the quantum cost can be reduced drastically.
Figure 4.3 shows how this rule is applied to optimize a circuit. The four leftmost cells
in a Kmap in Fig. 4.3 belong to a group that can be described as x1x2x3x4 ⊕ x1x2x3x4 ⊕
x1x2x3x4 ⊕ x1x2x3x4. This corresponds to the circuit that has four MPMCT4 gates in the
middle of the same figure. After the optimization by using the above rules, the function can
be optimized to x2x4, and thus the optimized circuit on the right of the same figure can be
obtained. By looking up the quantum cost listed in the literature [43], the quantum cost is
reduced from 80 to only 5 in this example.
In short, the quantum cost can be reduced by eliminating more control bits of MPMCT
gates in a circuit. When the size of a group (of adjacent cells) is 2p, the ratio of the number
of gates after optimization to the number of gates before optimization becomes 12p . Also,
the ratio of the number of control bits after optimization to the number of control bits before
optimization becomes n−pn . Thus, when the size of a group (of adjacent cells) is large, one
can reduce the quantum cost by using the above optimization strategy.
For the Boolean function shown in Table 4.1, if one make groups using a Kmap as
shown in Fig. 4.4, the resulting quantum circuit as shown in Fig. 4.5 can be realized. In
the above example, the quantum cost is reduced from 80 to 20. Thus, in most cases, the
quantum cost can be reduced by using the Arabzadeh method. The next section discusses
another way to reduce the quantum cost; the proposed method can reduce the cost of the
same example to only 9.
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Figure 4.4: Group patterns
for Kmap for Table 4.1.
Figure 4.5: The quantum
circuit for Fig. 4.4.
Figure 4.6: A bad case for
Arabzadeh method.
Figure 4.7: The quantum
circuit for Fig. 4.6.
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4.3 A pre-optimization technique to reduce quantum costs
4.3.1 General idea and a motivational example
It was shown in the previous section that the Arabzadeh method can find a circuit with
a low quantum cost by minimizing ESOP expressions using the rule applied to a Kmap.
However, when utilizes the Arabzadeh method, the location of each 1-value cell in the
Kmap always stays at the initial point as in a given Boolean function. It seems to be natural
to do so, but the initial locations of 1-value cells may cause bad results in some cases.
For example, for a Kmap shown in Fig. 4.6, the method can only generate the cir-
cuit as shown in Fig. 4.7; this thesis can find a much better circuit by the proposed pre-
optimization technique as follows. The proposal involves moving 1-value cells so that the
resulting Kmap can be implemented by a reversible circuit with a much lower quantum
cost. In order to do so, MPMCT gates are added to the initial quantum circuit. Note that
inserting MPMCT gates changes the functionality of the quantum circuit. Therefore, the
corresponding MPMCT gates are also added at the end in order to cancel the effect so that
one can have the desired functionality, as shown below.
The following example explains what is mean by “inserting an MPMCT gate”. Let G
be a quantum circuit realizing the Boolean function shown in Table 4.1. In the proposed
method, an MPMCT gate whose positive control bit is x3 and the target bit is x4 (i.e., CNOT
gate) is inserted before G′ as shown in Fig. 4.8. The idea is as follows: if one implement
a circuit G′ whose Kmap is shown in Fig. 4.9, the entire circuit (i.e., G′ with the inserted
CNOT) realizes the original function of (G) whose Kmap is shown in Fig. 4.10.
The reason is as follows: the inserted CNOT (the control bit is x3 and the target bit is
x4) inverts the value of x4 when x3 = 1. This means that the gate changes the input state
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Figure 4.8: Insertion of a
CNOT gate before G′.
   

  

  
Figure 4.9: The Kmap af-
ter the insertion of the first
CNOT gate.
   

  

  
Figure 4.10: The Kmap
before the insertion of the
first gate.
   

  

  
Figure 4.11: The move-
ment of cells by the in-
sertion of the first CNOT
gate.
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Figure 4.12: The insertion
of the second CNOT gate.
   

  
  

Figure 4.13: The Kmap
after the insertion of the
two CNOT gates.
(x1, x2, x3, x4) = (0110) to (0111), for example. Also, the gate moves (1010) to (1011).
More precisely, the gate swaps four pairs of cells in a Kmap, as shown in Fig. 4.11. There-
fore, it can conclude that by inserting the gate, it is enough for G′ to realize the function as
shown in Fig. 4.9. In this case, the desired function will be realized as shown in Fig. 4.10.
Similarly, if one insert the second CNOT gate as shown in Fig. 4.12, the sub-circuit
G′′ in Fig. 4.12 should realize the function whose Kmap is as shown in Fig. 4.13. This is
because the second gate moves the minterm (1001) to (1101), and (1011) to (1111). Thus,
G′′ should implement the function in Fig. 4.13, which can be done using one Toffoli gate.
Note that the resulting states of qubits after the circuit in Fig. 4.12 are not exactly the
same as the ones in the desired circuit shown in Fig. 4.5, because the functionality of x2
and x4 are changed by inserting the two MPMCT gates. Therefore, the matching MPMCT
gates after G′′ are inserted at the end of the circuit, as shown in Fig. 4.14.
In this example, one can get the circuit shown in Fig. 4.15 whose quantum cost is 9. It
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Figure 4.14: The insertion
of two CNOT gates to re-
store the original function.
Figure 4.15: The final
quantum circuit by the
proposed method: Cost 9.
should be noted that by simply use the Arabzadeh method only it is possible to get a circuit
with a quantum cost of 20 for this example.
4.3.2 How to insert MPMCT gates for a good pre-optimization
The above-mentioned example shows that there is a case where inserting some MPMCT
gates improves the quantum cost drastically. As explained in the previous section, inserting
an MPMCT gate corresponds to the movement of 1-value cells in a Kmap, i.e., changing the
specification of a given function. Thus, such a change of the specification can be considered
as pre-optimization before generating a quantum circuit.
For simplicity, considers an n-input function having k (= 2p) 1-value cells here. If k is
small, it is possible to try all the possible movements of 1-value cells as follows.
• Select one cell from all the k 1-value cells, and move all the other 1-value cells so
that all k 1-value cells form a group of adjacent cells. As a result, the function is
changed so that it can be realized using only one MPMCT(n−p) gate.
• The number of the above possible movements is k! × nCp by the following reasons.
44
First there is k possibilities to select one 1-value cell which do not move. For exam-
ple, let considers a cell denoted by 1© in Fig. 4.16 for the selected 1-value cell. Then,
for the selected 1-value cell, considers nCp groups of k(= 2p) adjacent cells corre-
sponding to product terms with n − p literals of a n-variable function. As Fig. 4.16
shows, there are 6 (= 4C2) such groups in this example where n = 4, p = 2, k = 4.
Select one group from the nCp groups, and then move other k − 1 cells into the se-
lected group of cells. There is (k−1)! of choices to move which 1-value cell to which
cells in the group. For example, in Fig. 4.17, 1© is the selected 1-value cell and the
dotted area is the selected group of cells; move k − 1(= 3) cells as the figure shows,
and one have (k − 1)! possibilities of such movements. Thus, in total, all the possible
movements is k × nCp × (k − 1)!, which is equals to (k)! × nCp.
Thus, if this number is not large, one can try all the possible movements to find the
best movement corresponding to the best insertion of MPMCT gates with the lowest
quantum cost.
The experimental results demonstrate that the above idea is potentially useful by con-
sidering a small function with n = 4 and k = 4 in Section 4.5. However, obviously, the
above exhaustive search is not applicable to practical (i.e., large) functions; the next section
proposes heuristic method for large functions.
4.4 Proposed heuristic method
In the previous section, an optimization method by inserting an MPMCT gate was intro-
duced; the method results in reduction of quantum cost. To put it in another way, it would be
a unique idea to make temporary changes to the functionality of a given Boolean function
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Figure 4.16: Various grouping of
adjacent cells for a product term
with two literals.
Figure 4.17: An example of moving
1-value cells.
such that the modified function has a small ESOP expression, which results in a quantum
circuit with reduced quantum cost. However, in order to utilize the idea for large practical
functions, one have to come up with an excellent heuristic approach to avoid the above-
mentioned exhaustive search. Therefore, this section presents a heuristic approach to solve
this problem.
First, the following “Merge Rules” are introduced here. The quantum cost can be re-
duced by merging a pair of MPMCT gates, by using the following “Merge Rules”.
Merge Rule 1
If two MPMCT gates A and B have the same control bits and the same target bit but the
polarity of only one control bit is different (i.e., negative and positive), then the two gates
can be merged into one MPMCT gate.
For example, Fig. 4.18 shows two gates whose polarity of one control bit, xi, is different.
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Figure 4.18: Two MPMCT
gates.
Figure 4.19: After applying
Merge Rule 1.
Then, the two MPMCT gates (Fig. 4.18) can be merged into one single MPMCT gate, as
shown in Fig. 4.19. The control bit of different polarities can be omitted in the merged gate.
Merge Rule 2
If the control bits of a MPMCT gate, A, plus one additional bit, xi, are the control bits of
another MPMCT gate, B (in other words, if B has all the control bits of A as its control bits
with one more control bit, xi), then the two gates (A and B) can be replaced by one single
MPMCT gate with the same control bits as B except for changing the polarity of xi.
For example, Fig. 4.20 shows two gates where one gate has fewer control bits by one
bit, compared to the other gate. These two gates can be merged into one gate of the same
size as the larger gate, as shown in Fig. 4.21.
It should be noted that if the target bit of one gate is not the control of the other gate,
the two MPMCT gates can be interchanged. By utilizing this property, one can change the
order of gates so that it is possible to use the above Merge Rules.
Based on the idea presented in Sec. 4.3, the strategy is to insert an MPMCT gate in
47
Figure 4.20: Two MPMCT
gates.
Figure 4.21: After applying
Merge Rule 2.
order to make temporary changes to the given functionality so that the above Merge Rules
can be applied to the changed function. The quantum cost of an MPMCT gate whose
number of inputs is more than two, is relatively large and may substantially increase the
cost when it is used. This is why this thesis only considers using CNOT gates for making
temporary changes to the functionality. Another key to note that adding a CNOT gate
changes the functionality so that some original MPMCT gates should be changed to the
ones with a higher quantum cost. Thus, MPMCT gates are first being classified based
on how they should be changed by adding a CNOT gate to avoid the above-mentioned
unwanted increase of the quantum cost.
Classification of MPMCT Gates.
In the following, the MPMCT gates are classified in a circuit according to their charac-
teristics when considering inserting a CNOT gate, g, whose control and target bits are xc
and xt, respectively.
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Type A: Type A gates have a control bit at xt, thus the polarity of the control bit on xt will
change if the CNOT gate g is inserted. In other words, Type A gates have a control
bit on xt and the same polarity control bit on xc as the inserted CNOT gate.
Type B: There is no need to change the polarity of any control bit of Type B gates even if
the CNOT gate g is inserted. There are two kinds of such gates: one has no control
bit at xt, and the other has control bit at xc with the different polarity as g.
Type C: A gate is considered as a Type C gate if the gate has no control bit at xc but has
a control bit on xt. When g is inserted, the function is changed so that any Type C
gate, gc, should be changed to two MPMCT gates having one more control bit than
gc. Thus, the quantum cost for Type C gates should be increased drastically if the
functionality is changed by inserting g.
The following heuristic procedure tries to insert the best CNOT gate to reduce the quan-
tum cost. The procedure applied the CNOT gate insertion to only a sub-circuit that does
not contain Type C gates because Type C gates are not good for inserting a CNOT gate, as
discussed above.
Procedure Inserting Best CNOT(G)
Here the task is to reduce the quantum cost of a MPMCT-based circuit G to calculate
a Boolean function of n-variable, consisting of m gates: g1, g2, g2, · · · , gm. If a circuit has
more than one output, can apply the proposed procedure independently to each output, and
combine them in the end.
Inserting Best CNOT(G) tries all the combination of i and j (1 ≤, i, j ≤ n) as well as the
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polarities of the control bit (negative or positive) for the following circuit transformation,
and chooses the best transformed circuit with the smallest quantum cost.
• For (i, j), insert a CNOT gate whose control and target bits are xi and x j at the begin-
ning of the circuit G.
• Group the gates in G into Type A, B, and C for the inserted CNOT gate. Then,
transform G to G′ consisting of the following parts in this order from the beginning
of the circuit.
CNOT gate: The inserted CNOT gate whose control and target bits are xi and x j at
the beginning.
Sub-circuit A’: A sub-circuit containing all Type A gates. Thus, one need to change
the polarity of each control bit in x j because of the property of Type A gates.
Thus, this part is called Sub-circuit A’ (not Sub-circuit A).
Sub-circuit B: A sub-circuit containing all the Type B gates. These gates are not
changed even if the CNOT gate is inserted before this part.
CNOT gate: The inserted CNOT gate whose control and target bits are xi and x j to
restore the change of the functionality.
Sub-circuit C: A sub-circuit containing all the Type C gates. These gates are not
changed because they are put outside of the pair of inserted CNOT gates.
• Because the polarity of the control bit (i.e., x j) of each gate in Sub-circuit A’ is
changed, there is a chance to apply either Merge Rule 1 or Merge Rule 2 to some
pairs of gates in the sub-circuit consisting of Sub-circuit A’ and Sub-circuit B. The
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rule is applied repeatedly in an greedy manner such that the cost can be reduced as
much as possible, until there is no pair to which the two merge rules can be applied.
Inserting Best CNOT(G) transform G into G′ consisting of two sub-circuits (and ad-
ditional two CNOT gates), i.e., one part of the G′ consists of Sub-circuit A’ and Sub-
circuit B, and the other part is Sub-circuit C. To that, recursively apply the procedure
to the two sub-circuits until there is no more any good circuit transformation. (More
precisely, this thesis call it as Inserting Best CNOT(Sub-circuit A’ + Sub-circuit B) and
Inserting Best CNOT(Sub-circuit C) recursively). The following example helps to under-
stand the proposed procedure.
Example 1. Considers an example of a reversible circuit shown in Fig. 4.22. Let G = {g1,
g2, g3, g4, g5, g6, g7, g8} be a set of MPMCT gates. If an MPMCT gate whose negative
control bit is x5 and target bit is x3 (i.e., CNOT gate) is inserted before G, as shown in
Fig. 4.23, the inserted CNOT gate (the control bit is x5 and target bit is x3) inverts the value
of x3 when x5 = 0.
This means that the CNOT gate inverts the input state of the control bit of g1, g2, g4, g6
and g8, as shown in Fig. 4.24. For instance, g2 works when the primary input values are
(−1100) = x2 x3 x4 x5 in the original function. But after a temporary changes is made to
the function by inserting the CNOT gate, the above input values are changed to (−1000) =
x2 x3 x4 x5. Note that “-” refers to don’t care which can be treated as either 1 or 0. Thus,
the polarity of the control bit of each Type A gate is changed, as shown in Fig. 4.25.
In contrast, for g5 and g7, inserting the CNOT gate does not change the primary values
when these gates are used. Thus, these gates are Type B gates, and they are not changed
after inserting the CNOT gates, as shown in Fig. 4.26.
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Figure 4.22: An example of a reversible circuit.
Figure 4.23: Inserting a CNOT gate.
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Figure 4.24: Type A gates (shaded).
For this example, g3 is a Type C gate (See Fig. 4.27). So, there is no need to change the
input values for this gate by inserting the CNOT gate. Therefore, put g3 outside the effect of
the functional change by the CNOT gate as shown in Fig. 4.28. Note that the second CNOT
gate before g3 in Fig. 4.28 is to restore the original function.
After changing the polarities of the control bit of Type A gates by considering the effect
of inserted CNOT gate, as mentioned above, the proposed method tries to find some pairs
of gates of Type A and Type B, to which the merge rules can be applied. If there is a gate
pair that satisfies the conditions of a merge rule, take the best pair of gates (in terms of the
cost reduction) and update the circuit according to the merge rule. For example, gates g8
and g5 satisfy the condition of Merge Rule 1 as shown in Fig. 4.29. Thus, the pair of gates
can be replaced with a single gate g′5, as shown in Fig. 4.30.
Next, apply procedure Inserting Best CNOT again to the shaded sub-circuit, as shown
in Fig. 4.30, and insert another pair of CNOT gates (dashed boxes in the figure), as shown
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Figure 4.25: Modified Type A gates after an MPMCT gate is inserted.
Figure 4.26: Type B gates (shaded).
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Figure 4.27: Type C gate (shaded).
Figure 4.28: Type C gate is put after the second CNOT gate to restore the
original function.
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Figure 4.29: A Pair of gates that satisfy Merge Rule 1.
Figure 4.30: After merging g5 and g8.
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Figure 4.31: Inserting the second pair of CNOT gates.
in Fig. 4.31 where the polarity of the control bit x2 in gate g2 is changed. Then, try to find
any pair of gates, which satisfy the merge rule conditions, and apply Merge Rule 1 to the
modified gates g2 and g4. As a result, the pair of gates is replaced with a new single gate
g′2, as shown in Fig. 4.32.
The proposed procedure searches all possible gate pairs satisfying the merge rule con-
ditions, and updates sub-circuits. The procedure continues until there is no reduction is
possible. This way, one can get a circuit with a lower quantum cost.
4.5 Experimental results
The following of this section discusses the preliminary and heuristic experimental results
of the proposed method.
To evaluate the potential effectiveness of the proposed pre-optimization technique, the
method explained in Sec. 4.3 have been applied to all the 4-input functions with four
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Figure 4.32: After merging g2 and g4.
minterms, i.e., try to find the best insertion resulting in the lowest quantum cost for each of
16C4 = 1820 functions.
For comparison, this thesis tries to find a good quantum circuit for each function by
finding a small ESOP expression. Note that this method should be essentially similar to
designing reversible circuits by minimizing ESOP expressions, e.g., using the Arabzadeh
method. To get small ESOP expressions, this thesis uses a state-of-the-art ESOP minimizer
EXORCISM4 [44].
Table 4.2 shows the comparison between the proposed method and the method based
on the ESOP minimization by EXORCISM4 [44]. The table shows the number of func-
tions (among all the 4-input functions with four minterms) generated by the two methods,
divided into four groups in terms of the quantum costs. As can be seen from this table,
the proposed method succeeds in designing most of the given quantum circuits with lower
quantum costs. Thus, it is confirmed that the proposed method can achieve lower quan-
tum cost for about 97.6% (1,776 Boolean functions) of all the functions compared to the
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Table 4.2: Preliminary experimental results.
Quantum Cost EXORCISM4 [44] Proposed Pre-Optimization
0 − 20 292 1096
21 − 40 968 724
41 − 60 560 0
61 − 80 0 0
Average Cost 31.6 20.2
EXORCISM4 program. In average, the proposed method can reduce the cost by 36%,
compared to the EXORCISM4 program.
Further, in order to demonstrate the usefulness of the proposed idea for large practical
functions, this thesis proposed a heuristic method as explained in Sec. 4.4.
The proposed algorithm has been applied to various benchmark circuits and the ob-
tained results have been compared with the quantum circuit obtained by using the ESOP
minimizer, EXORCISM4 [44]. The result is shown in Table 4.3 where the second column
refers to the quantum cost by the ESOP minimizer, and the third column refers to the quan-
tum cost obtained by the proposed method, respectively. The fourth column reports the
CPU time of the proposed method. The outcome of the comparison clearly shows that the
proposed method can significantly reduce the quantum cost in all cases.
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Table 4.3: Heuristic experimental results.
Function EXORCISM4 [44] Proposed Heuristic CPU time (s) % Cost Reduction
z4ml 666 513 0.01 22.97
9symml 3,429 1,563 0.08 54.42
alu2 13,807 10,504 0.04 23.92
alu4 557,684 383,312 0.92 31.27
b1 32 15 0.00 53.13
vda 297,959 287,785 0.19 3.41
ttt2 57,207 56,447 0.02 1.33
apex6 3,248,463 3,068,226 4.30 5.55
cm82a 151 122 0.00 19.21
x2 822 757 0.00 7.91
4mod7 26 179 113 0.00 36.87
4 49 7 216 203 0.00 6.02
hwb4 12 266 182 0.00 31.58
rd32 19 30 21 0.00 30.00
rd53 68 318 198 0.00 37.74
rd73 69 1391 998 0.05 28.25
rd84 70 3558 2263 0.17 36.40
sym6 63 651 347 0.00 46.70
sym9 71 7439 4727 0.05 36.47
urf5 76 64,914 34,914 0.30 46.22
urf6 77 57338621 23905443 104.39 58.31
seq 201 159,851,461 97,757,257 0.88 38.84
cordic 55,152,422 20,286,205 2.86 63.22
too large 402,341,259,373 352,671,037,810 56.11 12.35
4.6 Conclusion and future work
This chapter introduced a new way to reduce the quantum cost by manipulating the ESOP
expressions. The proposed approach involves inserting MPMCT gates to make temporary
changes to the functionality of Boolean functions followed by the application of conditional
merge rules. In order to evaluate the proposed method, this thesis applied the algorithm to
various benchmark circuits. The experimental results in Section 4.5 clearly shown that the
proposed method can significantly reduce the quantum cost in almost all cases. This proved
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the effectiveness of the proposed method in lowering the quantum cost by manipulating the
ESOP expressions.
To date, this thesis only focused on demonstrating the usefulness of making temporary
changes to the original functionality by inserting MPMCT gates; currently, this thesis only
uses MPMCT gates to design a quantum circuit. Thus, one possible direction of future work
is to investigate how useful the proposed idea would be when applied to other quantum
gates (i.e., controlled-V and controlled V†, where V and V† are referred to as the square
root of NOT gates; applying V twice and applying V† twice are both equivalent to a NOT
operation).
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Chapter 5
Reducing Computational Steps for
Topological Quantum Circuits
To build a large scale of quantum computation that can efficiently implements quantum
properties in its operation is a great challenge for researchers. One of the most challenging
problems is because the quantum information is quickly lost during operations due to the
decoherence, thus it is difficult to construct a large scale of quantum computation with a
large quantity of qubits. One of the solution to this problem is to find a way on how to
minimize the total volume of physical hardware for topological quantum computation. To
note, volume here means the size of space and time for computation. Therefore, one of
the most important steps to solve this problem is to optimize the logical layer (geomet-
ric description) level. The logical layer level is responsible for how logical qubits should
be arranged within the lattice in the quantum physical hardware phase. There has been a
research to find a good qubit order in one-dimension to satisfy such a property for topo-
logical quantum computation [45]. In contrast to the one-dimensional qubit layout that is
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often used by the conventional computer, this chapter introduces a new method by using
two-dimensional qubit layouts for topological quantum computation in order to reduce the
computational time steps.
The first section of this chapter discusses the importance of qubit order for topological
quantum circuit model unlike in the conventional circuit model. The next sections explain a
qubit layout optimization problem for topological quantum computation and define the ter-
minologies for one-dimensional and two-dimensional qubit layout. The proposed method
for finding a good qubit layout is explained in the later section of this chapter. After that,
the next section shows experimental results and discusses a case study for practical ICM
circuit. Finally, Section 5.4 concludes the discussion of this chapter.
5.1 The importance of qubit order for topological quan-
tum circuit model
This section briefly discusses the importance of qubit order for topological quantum circuit
model unlike in the conventional circuit model. In the conventional quantum circuit model,
one often assumes that the multiple CNOT gates can be performed at the same time if their
interacting qubits are different, and the depth of the circuit can also be calculated based
on this assumption. On the contrary, in topological quantum circuit model, it can only be
assumed that any two gates can be performed parallelly if only their gate symbols on the
circuit diagram are not overlapped in the horizontal direction.
The general idea is as follows; first see Fig. 5.2. The three gates, g1, g2 and g3, in
Fig. 5.2 can be done in one logical time step because their diagrams do not overlap. Thus,
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the number of logical time steps for the circuit in Fig. 5.2 is three. An important observation
here is that such a relation of two gates does not change even if the qubit order(qubit layout)
is changed; while the gate order remains fixed. Thus, it is not important to consider about
the qubit order in the conventional quantum circuit design. Secondly see Fig. 5.1; g1, g2 and
g3 in Fig. 5.1 need three logical time steps because their diagrams do overlap. Therefore,
eight logical time steps are needed for the circuit in Fig. 5.1. Note that the two circuits are
logically equivalent, but the order of the logical qubits (i.e., x1, x2, · · · , x8) is different.
In contrast to this, by using two-dimensional qubit layout, it is possible to perform the
circuit with only two logical time steps. This is because the two-dimensional qubit layout
allows to simultaneously perform g1, g2, g3 and g4 in one logical time step, as shown on
the left-hand side of Fig. 5.3. A key to note is in one-dimensional qubit layout, it is shown
that one single qubit order does not allow the above circuit to be performed with two time
steps. On the other hand, by using two-dimensional qubit layout it is possible to reduce the
computation time steps for topological quantum circuits. Therefore, qubit order (i.e., qubit
layout) is crucial for the computation time for topological quantum computation unlike the
conventional quantum circuit model; specifically, it was shown in Chapter 2 (e.g., see the
difference between two circuits (Figs. 2.7 and 2.8)).
The next section defines the terminologies for one-dimensional and two-dimensional
qubit layouts for topological quantum computation. Note that a one-dimensional layout
can be considered as a special case of two-dimensional layout, and it is easy to find a good
one-dimensional layout if there is a method to find a two-dimensional layout.
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5.2 A qubit layout optimization problem for topological
quantum computation
As pointed out in the previous section, it should now clear that the qubit order (i.e., qubit
layout) is really important for the computation time for topological quantum computation
unlike the conventional quantum circuit model. This section introduces the terminology
used for one- and two-dimensional qubit layout.
5.2.1 Terminology used for one-dimensional qubit layout
First this thesis reviews the model of a one-dimensional qubit layout that is often used
in conventional logical quantum circuits. In the following, assume that logical qubits are
placed in a line, x1, x2, · · · , xn for a circuit with n logical qubits. Because this thesis focuses
on the part that only consists of CNOT gates in the ICM representation (as mentioned in
Section 3.2), our target circuits only consist of CNOT gates in the following. The target
and control qubits of gate gi are denoted by T (gi) and C(gi).
The term overlapped for one-dimensional qubit layouts is as follows.
Definition 1. Pair of gates gi and g j is said to be overlapped with a given qubit order if the
groups of qubits between T (gi) and C(gi) and T (g j) and C(g j) share at least one qubit with
the given qubit order. If gi and g j do not overlap, they are said to be non-overlapped. If
two or more gates share the same control bit, there is a special rule that also defines them
as non-overlapped regardless of the qubit layout.
This special rule is due to the fact that a multi-target CNOT (that can be considered
multiple simple CNOT gates with the same control bit) can be performed in a single braid.
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For example, g1 and g2 in Fig. 5.1 are overlapped with this qubit order. Since T (g1) =
7,C(g1) = 9 and T (g2) = 2,C(g2) = 8, the group of qubits placed between the control and
the target qubits of g1 are x7, x8, and x9, and the group qubits placed between the control
and the target qubits of g2 are x2, x3, x4, x5, x6, x7, and x8. Thus, the two groups of qubits
share common qubits, and g1 and g2 are overlapped. However, if one just change the qubit
order to get the circuit in Fig. 5.2, g1 and g2 become non-overlapped, as shown in the figure.
If the two logical CNOT gates are non-overlapped, the braiding operations for the two
CNOT gates can be performed in one logical time step, as discussed above. Thus, the
essential task here is to increase the number of CNOT gates that are non-overlapped.
Two CNOT gates, gi and g j, if C(gi) , T (g j) and T (gi) , C(g j) can be swapped. This
is due to the swapping rule. For example, g3 and g4 in Fig. 5.1 can be swapped. Also, g4
and g5 in Fig. 5.1 can be swapped, and thus the order of g3, g4, g5 can be changed in any
order. However, g4 and g7 in Fig. 5.1 cannot be swapped because the target qubit of g4 and
the control qubit of g7 have the same qubit: x4.
Based on the circuit model discussed in Chapter 2, the cost of circuit Q, denoted by
Cost(Q), is defined as follows. Let the maximum number of non-overlapped gates at the
first part of Q be k. With the swapping rule, one can move k (the maximum possible
number) gates to the beginning of the circuit so that k gates are non-overlapped. Note
that two non-overlapped gates can be swapped by the swapping rule. Then Cost(Q) =
Cost(Q′) + 1, where Q′ is a circuit obtained from Q by removing the first k gates. This cost
is due to the fact that the first k non-overlapped gates can be done in one logical time step
in our circuit model.
The essential task is to find a good qubit order among all the permutations, and thus it
seems very difficult.
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To explain the proposed method, this thesis also defines the following terminology.
Definition 2. If gi can be moved next to g j by the swapping rule only, then gi and g j are
said to be adjacentable
For example, g4 and g6 in Fig. 5.1 are adjacentable because g4 and g5 (or g5 and g6) can
be swapped.
Note that the above definition of ”adjacentable” is considered as for the logical rela-
tionship between two gates only. Therefore, the definition of adjacentable can be applied
for both one-dimensional and two-dimensional qubit layouts.
For a given qubit order, if two gates are adjacentable and non-overlapped, their cor-
responding braiding operations can be performed in parallel, thus reducing the compu-
tational steps for the circuit. Therefore, the existing method [45] tries to find a “good”
one-dimension qubit order such that as many adjacentable gates as possible become non-
overlapped.
5.2.2 Terminology for two-dimensional qubit layout
This section shows an efficient method to find a good two-dimensional layout. In this thesis,
for simplicity each qubit is assumed to be placed on one grid point in the two-dimensional
layouts.
Note again the motivational example (Figs. 5.2 and 5.3), where the logical time steps
are three and two when the qubits are placed in one-dimension and two-dimension, respec-
tively. The example, suggests that a two-dimensional qubit layout is always better than a
one-dimensional qubit layout. This is indeed true, as stated formally in the following; the
proposed design approach is based on this fact.
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Theorem 1. If a group of gates can be performed at the same time in a one-dimensional
qubit layout, a two-dimensional qubit layout must exists by which can then be simultane-
ously performed the same group of gates.
The proof is obvious recognizing that a one-dimensional qubit order can always be
embedded into a two-dimensional qubit layout. For example, see the qubit layout in
Fig. 5.3 which contains one-dimensional qubit orders, such as x3, x9, x7, x4, x2, x6, x8, x5, x1
and x7, x9, x3, x4, x1, x5, x8, x2, x6. Thus, by choosing a qubit order of x3, x9, x7, x4, x2, x6, x8, x5, x1,
g5, g6, g7 and g8 in Fig. 5.1 can be performed at the same time. g1, g2, g3 and g4 in Fig. 5.1
can also be performed at the same time with this qubit order: x3, x9, x7, x4, x2, x6, x8, x5, x1.
In other words, the qubit layout Fig. 5.3 provides the above two one-dimensional qubit
layouts; two time steps are sufficient if using the two-dimensional layout.
For two-dimensional layouts, the term “overlapped” is modified as follows, which
should be straightforward.
Definition 3. Pair of gates gi and g j is said to be overlapped with a given two-dimensional
qubit layout if the line between T (gi) and C(gi) and the line between T (g j) and C(g j) cross
in the given two-dimensional qubit layout. If gi and g j are not overlapped, they are said to
be non-overlapped. In addition, if two or more gates share the same control bit, there is a
special rule that also defines them as non-overlapped, regardless of the qubit layout.
For example, in the qubit layout in Fig. 5.3, gi, whose target and control bits are x3 and
x4, and g j, whose target and control bits are x2 and x8, are non-overlapped but gi and gk
whose target and control bits are x2 and x7, respectively, are overlapped. This is because
the line between x3 and x4 and the line between x2 and x8 do not cross, but the line between
x3 and x4 and the line between x2 and x7 cross in the layout, as shown in Fig. 5.3.
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5.2.3 A method to find a good qubit layout
The essential task here is to find a “good” two-dimensional qubit layout such that as
many adjacentable gates as possible become non-overlapped. The difficulty is that a two-
dimensional qubit layout allows many pairs of gates to be non-overlapped unlike one-
dimensional layouts; there are many possibilities for a “good” layout.
Therefore, to do the search efficiently, the whole problem are divided into the following
two sub-problems, each of which can be solved optimally:
• First, all the gates are divided into the smallest number of gate groups such that all
the gates in each group are possibly non-overlapped, which is defined below.
• Second, enumerate the possible two-dimensional qubit layouts for each gate group
so that all the gates in the gate group can be non-overlapped. Let such a set of two-
dimensional qubit layouts for gate group Gi be Pi. After that, a good layout that is
included in as many Pi as possible can be find.
The following is the definition of possibly non-overlapped:
Definition 4. Two gates gi and g j are said to be possibly non-overlapped if T (gi) and
C(gi) are different from neither T (g j) nor C(g j), and the two gates are adjacentable. In
addition, if gates gi and g j have the same set of control lines, both gates are also said to be
non-overlapped.
Equivalently, if two gates are possibly non-overlapped, at least one qubit layout allows
the two gates to be non-overlapped.
Unlike the one-dimensional case, a two-dimensional qubit layout allows many pairs
of gates to be non-overlapped. Thus, its was expected that possibly non-overlapped gates
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become non-overlapped with one specific qubit layout more often than the one-dimensional
case. If that happens, all the gates in one group of possibly non-overlapped gates can be
performed at one time step; this means that the number of entire necessary time steps is
expected to be equivalent to the number of groups of possibly non-overlapped gates. Thus,
in the first sub-problem, it is important to find the smallest number of gate groups.
Finding a group of possibly non-overlapped gates can be as easily formulated as finding
a clique in a graph. A good solution can be found by casting the problem to a clique cover
problem as follows. There are many state-of-the-art methods for it, and this thesis just uses
an exact method to solve the minimum clique partition problem [46] in the experiment.
A method to solve the first sub-problem.
Step 1. Construct a graph where each node corresponds to each gate in C. There is an edge
between two nodes if the corresponding two gates in the given circuit are possibly
non-overlapped.
Step 2. Partition the graph obtained at Step 1 into a minimal number of cliques, C1,C2, · · · ,Cm,
using a solver for clique cover problems. From each clique, can get each group, Gi,
of possibly non-overlapped gates.
For an initial circuit shown in Fig. 5.1, the graph constructed at Step 1 can be shown
as in Fig. 5.4. This graph can be clearly covered with two cliques: C1 = (g1, g2, g3, g4)
and C2 = (g5, g6, g7, g8). Thus, the group of possibly non-overlapped gates are selected
G1 = {g1, g2, g3, g4} and G2 = {g5, g6, g7, g8} in this example. This means that in the best
case the circuit in Fig. 5.1 can be performed in two time steps. Thus, the idea is to try to
find a good two-dimensional qubit layout in the second problem to perform the circuit in
two time steps.
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Figure 5.4: Graph at Step 1 for circuit in Fig. 5.1.
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Figure 5.5: Example of two-dimensional layouts.
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The following presents a two-dimensional qubit layout by a qubit order, which is es-
sentially a permutation. More specifically, the qubits order are from the lower left to the
upper right to represent a two-dimensional qubit layout. For example, the qubit layout for
Layout 1 (Fig. 5.5) is represented by the qubit permutation, (x8, x5, x6, x1, x2, x3, x4, x9, x7),
which is essentially a permutation.
To represent and manipulate a set of permutations, an efficient graph structure has been
proposed, piDD [47], which is used in the proposed method in this thesis. piDD can com-
pactly represent a set of permutations, and provide many efficient set operations, such as
intersection and union for the sets of permutations represented by piDDs. Instead of ex-
plicitly enumerating all the possible qubit layouts, this thesis implicitly represents a set of
permutations using piDD to enumerate the qubit layouts.
For the second problem, the proposed method is as follows.
A method to solve the second sub-problem.
Step 1. Choose Gi from the set of groups obtained in the first problem one by one from the
beginning of the circuit and do the following Steps 2 and 3 until Gi remains.
Step 2. Initialize piDD Pi as representing all the possible permutations and go to Step 3.
Step 3. For each pair of two gates in Gi, construct a piDD, p, that represents a set of per-
mutations where two gates are non-overlapped. Then Pi is updated as Pi ∩ p. This
update is repeated for all pairs of two gates. The final Pi represents a set of permuta-
tions that correspond to the qubit layouts by which all the gates in Gi can be done at
one time step.
Step 4. The final task is to determine the two-dimensional qubit layouts that are included
in as many Pi as possible. Find such a layout by intersecting Pi one by one. If the
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intersection of all Pi is not empty, the best qubit layout that provides the smallest
computational steps for the given circuit can be found. If the intersection becomes
empty at some point, a layout in the intermediate intersection can be chosen before
it becomes empty.
Note that Pi might become empty during the repetition in Step 3. In such a case, there
is no qubit layout which allows all the gates in Gi to be non-overlapped; in this case spend
more than one time step to perform the gates in Gi and divide Gi into multiple groups so
that the final piDD obtained at Step 3 for each group is not empty.
If the intermediate intersection becomes empty during Step 4, it is not possible to get the
best layout. However, such a case is expected not to happen too often. In the experiments
described in the next section, the intersection does not become empty, which means that
the proposed method can find the best layout.
Next, the following in this section explains how to construct P1 for G1 = {g1, g2, g3, g4},
which is the first group of possibly non-overlapped gates for the example from Fig. 5.1.
See the various two-dimensional qubit layout examples as shown in Fig. 5.5.
For example, Layout 1 is represented as a qubit permutation, (x8, x5, x6, x1, x2, x3, x4, x9, x7),
and allows g2 and g3 to be non-overlapped. Layout 2 also allows g2 and g3 to be non-
overlapped. Thus, for a pair of gate: g2 and g3, set of permutation p, created at Step 3,
includes Layouts 1 and 2, but it does not include Layout 3 where a line between x2 and x8
and a line between x1 and x5 cross. For pair of gates g1 and g4, a set of permutations that
includes Layouts 1 and 3 are created, but not Layout 2. By using primitive operations on
piDDs, a set of permutations can be created to represent the set of layouts where two lines
do not cross.
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In order to find a layout that allows both pairs of gate, (g2, g3) and (g1, g4) to be non-
overlapped just perform an intersection operation between the two piDDs that represent the
two sets of permutations obtained as p at Step 3 for (g2, g3) and (g1, g4). By the intersection,
Layouts 2 and 3 are automatically excluded from the intermediate candidate set. In this
way, the intermediate layout candidate set Pi is updated by excluding “bad” layouts for the
current pair of two gates. Note that the intersection operation can be done very efficiently
with piDDs.
In summary, for each pair of gates, just make piDDs that represent the layouts that allow
the two gates to be non-overlapped and update intermediate Pi as Pi∩p. This means layouts
that do not allow the current pair of gates to be non-overlapped will be excluded from the
intermediate layout candidate set. Thus, the final P1 after Step 3 represents a set of layouts
that allows all pairs of gates in G1 = {g1, g2, g3, g4} to be non-overlapped.
5.3 Experimental results
5.3.1 An SA-based heuristic method
As described in the previous section, the proposed method can find the best layout if the
intermediate candidate set does not become empty. There are many efficient solvers for
the first sub-problem, i.e., clique cover problems. However, for the second problem, the
enumeration-based method obviously cannot deal with so many qubits, even by utilizing
an efficient graph structure, piDD [47], to manipulate sets of permutations.
Therefore, this thesis implemented a simple simulated annealing (SA)-based heuristic
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to find a good two-dimensional layout even for larger problems. In this proposed imple-
mentation, in each iteration, the location of two qubits are swapped and the depth of the
circuit with the new qubit layout is evaluated. As in a conventional SA-based search, the
swap is accepted even though the depth increases when the temperature in the SA is high.
The specific technique used in the proposed implementation in this thesis is that it will
not select a pair of qubits to be swapped by randomly, but by selecting qubits that are used
many times for gates with a higher probability. This is because swapping such qubits tends
to more greatly impact the result.
Readers who are unfamiliar with simulated annealing should refer to previous work [48].
5.3.2 Comparison between one- and two-dimensional qubit layouts
This thesis implemented two algorithms: the proposed method mentioned in Section 5.2.2
and the SA-based method described in Section 5.3.1 by C++. Then also compared them
with the existing one-dimensional optimization method [45] to show how effectively two-
dimensional qubit layouts can decrease the computational steps.
Table 5.1 shows the optimized computational steps of the randomly generated CNOT-
based circuits by the three optimization methods. Columns 1D, 2D Optimal, and 2D SA
show the results for the existing one-dimensional optimization method [45], the proposed
method, and the simple SA-based method, respectively. The numbers in parentheses mean
the ratio of the number of steps to the one by 1D.
The table also reports the computational time (CPU time) for the two methods on a
Linux version 2.6.27 67v15 system on AMD PhenomT M II x6 1055T CPU with 4-GB
memory. The numbers in parentheses mean the ratio of the CPU time by 2D SA to 2D
Optimal.
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Table 5.1: Comparison of three methods.
1D 2D Optimal 2D SA
Circuit Steps Time (sec.) Steps Time (sec.) Steps
9 bits 50 gates 32 34.44 23 (0.72) 0.00005 (1.4 × 10−6) 23 (0.72)
9 bits 100 gates (1) 63 133.44 46 (0.73) 0.00022 (1.6 × 10−6) 46 (0.73)
9 bits 100 gates (2) 63 133.02 43 (0.68) 0.00022 (1.7 × 10−6) 43 (0.68)
16 bits 100 gates (1) 57 2985.48 30 (0.53) 0.00030 (1.0 × 10−7) 30 (0.53)
16 bits 100 gates (2) 58 2644.35 32 (0.55) 0.00029 (1.1 × 10−7) 32 (0.55)
16 bits 200 gates 119 2546.01 65 (0.54) 0.00102 (4.0 × 10−7) 67 (0.56)
25 bits 200 gates – – – 0.00125 48
25 bits 300 gates – – – 0.00244 83
The SA parameters are set as follows. The initial temperature is 100◦C, which is mul-
tiplied by 0.9 at each iteration until it becomes less than 20◦C. At each iteration, this thesis
tried 500 different swaps of two qubits.
2D Optimal essentially enumerates all the possible qubit layouts, and thus its compu-
tational time should increase exponentially even if an efficient data structures is used for
manipulating the permutations [47]. Indeed, the computation cannot be completed within
ten minutes for 25 qubits as expected, whose results are shown as “−” in the table.
On the contrary, the SA-based heuristic is very fast and may be applicable to larger
circuits. Furthermore, the optimization ability of the heuristic is very good and achieves
almost the same reduction of steps as 2D Optimal. Thus, for a larger circuit, such a heuristic
will be useful.
In order to better see the usefulness of the two-dimensional qubit layouts even for larger
circuits, this thesis also conducts an experiment for larger cases. In the experiment, the time
steps between one-dimensional and two-dimensional layouts are compared for several ran-
domly generated larger practical circuits. The results are shown in Table 5.2. Column
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Table 5.2: Comparison of four methods.
1D 2D 1D SA 2D SA
Circuit Steps Steps Time (sec.) Steps Time (sec.) Steps
16 bits 100 gates 54 32 5.73 42 4.04 27
16 bits 500 gates 271 175 42.54 250 24.65 155
25 bits 100 gates 57 35 7.61 44 4.37 24
25 bits 500 gates 255 148 54.52 240 30.41 128
36 bits 100 gates 52 26 10.76 39 6.45 17
36 bits 500 gates 257 121 73.12 232 34.97 106
100 bits 100 gates 51 19 29.01 39 17.68 13
100 bits 500 gates 239 95 193.31 224 68.71 67
1D and 2D show the time steps of randomly generated initial CNOT-based circuits; while
Column 1D SA and 2D SA show the time steps for the optimized one-dimensional and two-
dimensional layouts obtained by simple SA-based methods, respectively. The 2D results
are reported to have much smaller computational time steps compared to the 1D results.
Thus, it is clearly shown that the computational time steps can indeed be reduced by apply-
ing two-dimensional qubit layouts.
Note that the number of the best two-dimensional qubit layouts is huge by the veri-
fication of the proposed exact enumeration. This means that the problems are easy for a
heuristic to find the best solution, so there was only a small difference between the two
methods. However, the SA-based heuristic cannot find the best solution (like the proposed
exact method) when the number of the best layouts is relatively small, which might happen
in practical designs.
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5.3.3 Case study: qubit layout problem for a practical ICM circuit.
The previous section pointed out how the two-dimensional qubit layout problem is impor-
tant for decreasing the computational time steps for random circuits. This section discusses
and evaluates a case study of how two-dimensional qubit layouts are important for practical
ICM circuits.
For this case study, a circuit from the ICM representation (see the original circuit in
Fig. 3.4) is used. Figure 5.6 shows the derived CNOT gates from the original ICM represen-
tation of a controlled-V gate. The original computation steps were 17 at first (horizontaly
in the graph).
Because it has more than 20 qubits, the SA-based method is used here in order to find a
good two-dimensional qubit layout. Let’s consider a 5x5 qubit layout, as shown in Figs. 5.8
and 5.7. In this example, the special rule introduced in Section 5.2.2 is applied to generate
a multi-target CNOT in a single braid to exploit their benefits. This rule allows finding
more gates to be defined as non-overlapped, regardless of the qubit layout. For example,
g12 and g14 can be performed at the same time, as illustrated in Fig. 5.7. g11 and g13 can
also be performed at the same time, as illustrated in Fig. 5.8.
The optimized two-dimensional qubit layouts obtained by the proposed method is shown
in Fig. 5.7. With this optimized qubit layout, the circuit can be performed in six time steps.
To evaluate the importance of qubit layouts, this thesis also found the best gate ordering
with the initial qubit layout. By using the best gate ordering, the number of computational
time steps decreased from 17 to 7 (Fig. 5.8).
Although only gate reordering is very useful for reducing the computational steps, a
case study in this thesis shows that the qubit layout is also important. This circuit is a small
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Figure 5.6: The original order of CNOT gates in Fig. 3.4.
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example, but it can be concluded that the qubit layout would be much more important for a
larger case.
5.4 Conclusion
This chapter discussed a clear difference between one-dimensional and two-dimensional
qubit layouts in order to reduce computational time steps for topological quantum compu-
tation. By observing the properties of braiding operations in a logic circuit model for ICM,
this thesis formulated a problem to find a good gate order and a good qubit layout. Further-
more, this chapter also discussed two sub-problems in order to find a good two-dimensional
qubit layout. The experimental result showed a clear advantage of two-dimensional qubit
layouts compared to one-dimensional qubit layout that is often used in conventional quan-
tum circuit.
Although the proposed method in this thesis can find a good two-dimensional qubit
layout systematically, the method to solve the second sub-problem may not treat a large
problem. Thus, for possible future work, this thesis would considers developing an efficient
heuristic to solve the second sub-problem.
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(a) Step 1 (b) Step 2
(c) Step 3 (d) Step 4
(e) Step 5 (f) Step 6
Figure 5.7: With an optimized qubit layout.
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(a) Step 1 (b) Step 2
(c) Step 3 (d) Step 4
(e) Step 5 (f) Step 6
(g) Step 7
Figure 5.8: With an initial qubit layout.
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Chapter 6
Concluding Remarks
A physical error of a logic operation is considered as one of the biggest problems for
researchers to realize a quantum computer. Recently, topological quantum computation is
considered as the most promising model of computation to overcome the problem and the
most promising way to realize a quantum computer. Throughout this thesis, the design
methods for topological quantum circuit have been studied. To date, many optimization
methods have been proposed to support the design framework for topological quantum
computation. However, this thesis found some new efficient optimization methods that can
at least improve two important levels of the design framework, the quantum circuit level
and the logical layer level.
In Chapter 1, this thesis gives reasons why the realization of topological quantum com-
putation are much anticipated and the need of efficient design methods to support the circuit
model for topological quantum computation. Chapter 2 discusses the necessary background
for this thesis.
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Chapter 3 of this thesis presents the design framework for topological quantum com-
putation which starts from the quantum algorithm level, and ends at the physical hardware
level. The presented design flow are similar to that of conventional quantum computation.
But the main differences are in the quantum circuit level and the logical layer level, where
logical operations are encoded as defects, and a topological quantum computer makes it
possible to arrange quantum bits two-dimensionally. This thesis also includes an approach
to support the proposed design flow in this chapter. The main contributions of this thesis
are on the quantum circuit level and the logical layer level of the proposed design flow,
which are discussed in Chapter 4 and Chapter 5, respectively.
When designing quantum circuits, a so-called quantum cost is often regarded as an
important criterion to evaluate the quality of a quantum circuit. Therefore, how to lower
the quantum cost for quantum circuits is regarded as one of the main challenges for the
researchers to build a quantum computer. This is because quantum gates such as Toffoli
gates are often expensive. To develop an efficient optimization method to reduce the quan-
tum cost for circuits in topological quantum computation model was this thesis first main
motivation. Over the years, many ESOP minimization-based quantum circuit optimization
methods have been proposed, however, this thesis is the only work that formally discusses
how ESOP expressions can be manipulated to reduce the quantum cost of the correspond-
ing circuit by making temporary changes to the original function. Chapter 4 in this thesis
demonstrates that the proposed method that can be considered as a good pre-optimization
method. The proposed method makes temporary changes to the function, in contrast to
the existing methods that keep the function unchanged. The temporary changes is made
to the original function by adding MPMCT gates, so that the changed function leads to a
smaller quantum circuit. Later, the proposed method evaluates ”good” temporary changes
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and picks the one that reduces the total quantum cost, including the additional MPMCT
gates, as much as possible. Further, to make the proposed method practical, based on the
idea, this thesis also proposes an iterative heuristic method to reduce the quantum cost for
practical circuits. The experimental results clearly shown that the proposed method could
reduce the quantum cost in most cases.
In topological quantum computation model, a large number of physical qubits can be
arranged in a three-dimensional space in lattice, and thus it is possible to arrrange the qubits
in two dimensions. Thus, Chapter 5 discusses how to reduce the computational time steps
by utilizing the properties of braiding operations. This chapter also shows the difference
between the uses of two-dimensional qubit layout and one-dimensional qubit layout that
is often used in conventional topological quantum circuit for reducing the computational
time steps for topological quantum computation. A preliminary study in this thesis clearly
shows that the proposed method is very useful to reduce the computational time steps com-
pared to existing methods which make use of only one dimensional layouts. To evaluate
the usefulness of two-dimensional qubit layout, this thesis also conducts a case study for
practical ICM circuit, and based on the results it can be concluded that the qubit layout is
likely very important for larger cases.
For further improvement of the topological quantum computation circuit design, the
future works of this thesis will be focusing on developing more optimization methods that
can be combined together with the proposed methods discussed in this thesis, especially
in order to minimize the geometric description volume/computational steps for topological
circuit. It can be seen in Chapter 5 that although the method proposed in this thesis can
find a good two-dimensional qubit layout systematically, the method to solve the second
sub-problem is limited, and thus it cannot deal with a large problem. Therefore, one of the
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possible future works is to develop an efficient method to solve the second sub-problem.
Additionally, another possible future work is to find a method that can be used to reduce
the quantum cost for quantum circuit. So far, the techniques used in this thesis to demon-
strate the usefulness of making temporary changes to the original function is by inserting
MPMCT gates only, thus one possible work is to investigate how useful the idea would be
when applied to other quantum gates (i.e., controlled-V and controlled V†, where V and V†
are referred to as the square root of NOT gates; applying V twice and applying V† twice
are both equivalent to a NOT operation).
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